tree 865c8369b01a79df48785d07c22a164c91ff2092
parent e31e5929547edf396ea2c0873244c734c6bceafa
author Thierry Reding <treding@nvidia.com> 1571226626 +0200
committer Joerg Roedel <jroedel@suse.de> 1571391971 +0200

iommu/tegra-smmu: Fix page tables in > 4 GiB memory

Page tables that reside in physical memory beyond the 4 GiB boundary are
currently not working properly. The reason is that when the physical
address for page directory entries is read, it gets truncated at 32 bits
and can cause crashes when passing that address to the DMA API.

Fix this by first casting the PDE value to a dma_addr_t and then using
the page frame number mask for the SMMU instance to mask out the invalid
bits, which are typically used for mapping attributes, etc.

Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Joerg Roedel <jroedel@suse.de>